



**FIGURE 1**


FIG. 2 is a block diagram of a memory array architecture. The array is organized into rows and columns. Row control logic (110) is connected to the rows. Column control logic (112) is connected to the columns. The array includes DACs (120, 121, 123) and switches (300, 301, 303) for each row and column. The array is divided into groups (0, 1, 2, 3) and is connected to a 'To Next Column Group' output.




**FIGURE 2**




**FIGURE 3**




**FIGURE 4**



**FIGURE 5**



**FIGURE 5A**



**FIGURE 6**





FIGURE 6A





**FIGURE 7**